[ CourseBoat.Com ] Udemy - VSD - Physical Design Flow

Torrent Details


[ CourseBoat.com ] Udemy - VSD - Physical Design Flow

NAME
[ CourseBoat.com ] Udemy - VSD - Physical Design Flow.torrent
CATEGORY
Other
INFOHASH
0be6699c7d085c3ee818bcbc06b956d04db9d433
SIZE
1.5 GB in 61 files
ADDED
Uploaded on 14-03-2022 by our crawler pet called "Spidey".
SWARM
0 seeders & 0 peers
RATING
No votes yet.

Please login to vote for this torrent.


Description

[ DevCourseWeb.com ] VSD - Physical Design Flow



If You Need More Stuff, kindly Visit and Support Us -->> https://DevCourseWeb.com







MP4 | Video: h264, 1280x720 | Audio: AAC, 44.1 KHz

Language: English | Size: 1.49 GB | Duration: 4h 44m



VLSI - Building a chip is like building a city!!



What you'll learn

Understand Industrial Physical Design Flow

Modify and Develop own Flow as per Specifications

Requirements

Basic Digital Design

Description

The course is designed in the form of micro-videos, which delivers content in the form of Info-Graphics. It is designed for self-learning and will help to polish the Industrial skills in VLSI World. This course will cover end-to-end description from basic Device Physics to Chip Design.



We have contributed anonymously to this website, just to share the part of knowledge learned all these years, with the students keen to learn the basic concepts of the Chip Design. And also shared our industrial experience to give the technological exposure of current development in chip world...



If You Need More Stuff, kindly Visit and Support Us -->> https://CourseWikia.com



Get More Tutorials and Support Us -->> https://FreeCourseWeb.com



We upload these learning materials for the people from all over the world, who have the talent and motivation to sharpen their skills/ knowledge but do not have the financial support to afford the materials. If you like this content and if you are truly in a position that you can actually buy the materials, then Please, we repeat, Please, Support Authors. They Deserve it! Because always remember, without "Them", you and we won't be here having this conversation. Think about it! Peace...



Image error



Image error

Discussion

Comments 0

Post Your Comment

Files in this torrent

FILENAMESIZE
~Get Your Files Here !/01 - Physical Design Flow Overview/001 Floor-Planning Steps.mp411.9 MB
~Get Your Files Here !/01 - Physical Design Flow Overview/001 Floor-Planning Steps_en.vtt14.9 KB
~Get Your Files Here !/01 - Physical Design Flow Overview/002 Netlist Binding And Placement Optimization.mp415.2 MB
~Get Your Files Here !/01 - Physical Design Flow Overview/002 Netlist Binding And Placement Optimization_en.vtt13.1 KB
~Get Your Files Here !/01 - Physical Design Flow Overview/003 Placement Timing And Clock Tree Synthesis.mp418.3 MB
~Get Your Files Here !/01 - Physical Design Flow Overview/003 Placement Timing And Clock Tree Synthesis_en.vtt12.7 KB
~Get Your Files Here !/01 - Physical Design Flow Overview/004 Clock Net Shielding.mp414.7 MB
~Get Your Files Here !/01 - Physical Design Flow Overview/004 Clock Net Shielding_en.vtt13.6 KB
~Get Your Files Here !/01 - Physical Design Flow Overview/005 Route - DRC Clean - Parasitics Extraction - Final STA.mp422.2 MB
~Get Your Files Here !/01 - Physical Design Flow Overview/005 Route - DRC Clean - Parasitics Extraction - Final STA_en.vtt12.7 KB
~Get Your Files Here !/02 - Floorplanning/001 Utilization Factor And Aspect Ratio.mp48.9 MB
~Get Your Files Here !/02 - Floorplanning/001 Utilization Factor And Aspect Ratio_en.vtt12.5 KB
~Get Your Files Here !/02 - Floorplanning/002 Concept Of Pre-Placed Cells.mp48.8 MB
~Get Your Files Here !/02 - Floorplanning/002 Concept Of Pre-Placed Cells_en.vtt13.3 KB
~Get Your Files Here !/02 - Floorplanning/003 De-coupling Capacitors.mp411.4 MB
~Get Your Files Here !/02 - Floorplanning/003 De-coupling Capacitors_en.vtt13.5 KB
~Get Your Files Here !/02 - Floorplanning/004 Power Planning.mp412.3 MB
~Get Your Files Here !/02 - Floorplanning/004 Power Planning_en.vtt15 KB
~Get Your Files Here !/02 - Floorplanning/005 Pin Placement And Logical Cell Placement Blockage.mp446.2 MB
~Get Your Files Here !/02 - Floorplanning/005 Pin Placement And Logical Cell Placement Blockage_en.vtt13.6 KB
~Get Your Files Here !/03 - Placement/001 Net-list Binding And Placement.mp446.3 MB
~Get Your Files Here !/03 - Placement/001 Net-list Binding And Placement_en.vtt13.2 KB
~Get Your Files Here !/03 - Placement/002 Optimize Placement Using Estimated Wire Length And Capacitance.mp491.3 MB
~Get Your Files Here !/03 - Placement/002 Optimize Placement Using Estimated Wire Length And Capacitance_en.vtt14.4 KB
~Get Your Files Here !/03 - Placement/003 Optimize Placement Conitnued.mp486.9 MB
~Get Your Files Here !/03 - Placement/003 Optimize Placement Conitnued_en.vtt12.1 KB
~Get Your Files Here !/04 - Timing Analysis With Ideal Clocks/001 Setup Timing Analysis And Introduction to Flip-Flop Setup Time.mp431.5 MB
~Get Your Files Here !/04 - Timing Analysis With Ideal Clocks/001 Setup Timing Analysis And Introduction to Flip-Flop Setup Time_en.vtt13.2 KB
~Get Your Files Here !/04 - Timing Analysis With Ideal Clocks/002 Introduction To Clock Jitter and Uncertainty.mp441 MB
~Get Your Files Here !/04 - Timing Analysis With Ideal Clocks/002 Introduction To Clock Jitter and Uncertainty_en.vtt10.6 KB
~Get Your Files Here !/04 - Timing Analysis With Ideal Clocks/003 Setup Timing Analysis with Multiple Clocks.mp434.4 MB
~Get Your Files Here !/04 - Timing Analysis With Ideal Clocks/003 Setup Timing Analysis with Multiple Clocks_en.vtt11.7 KB
~Get Your Files Here !/04 - Timing Analysis With Ideal Clocks/004 Multiple Clock Timing Analysis And Introduction To Data Slew Check.mp472.8 MB
~Get Your Files Here !/04 - Timing Analysis With Ideal Clocks/004 Multiple Clock Timing Analysis And Introduction To Data Slew Check_en.vtt12.5 KB
~Get Your Files Here !/04 - Timing Analysis With Ideal Clocks/005 Data Slew Check.mp482.8 MB
~Get Your Files Here !/04 - Timing Analysis With Ideal Clocks/005 Data Slew Check_en.vtt13 KB
~Get Your Files Here !/05 - Clock Tree Synthesis And Signal Integrity/001 Clock Tree Routing And Buffering using H-Tree Algorithm.mp466.5 MB
~Get Your Files Here !/05 - Clock Tree Synthesis And Signal Integrity/001 Clock Tree Routing And Buffering using H-Tree Algorithm_en.vtt12.9 KB
~Get Your Files Here !/05 - Clock Tree Synthesis And Signal Integrity/002 Crosstalk And Clock Net Shielding.mp459.2 MB
~Get Your Files Here !/05 - Clock Tree Synthesis And Signal Integrity/002 Crosstalk And Clock Net Shielding_en.vtt13 KB
~Get Your Files Here !/05 - Clock Tree Synthesis And Signal Integrity/003 Static Timing Analysis With Real Clocks.mp447.7 MB
~Get Your Files Here !/05 - Clock Tree Synthesis And Signal Integrity/003 Static Timing Analysis With Real Clocks_en.vtt15.9 KB
~Get Your Files Here !/05 - Clock Tree Synthesis And Signal Integrity/004 Hold Timing Analysis Concluded.mp474.5 MB
~Get Your Files Here !/05 - Clock Tree Synthesis And Signal Integrity/004 Hold Timing Analysis Concluded_en.vtt14.1 KB
~Get Your Files Here !/05 - Clock Tree Synthesis And Signal Integrity/005 Multiple Clocks Setup Timing Analysis With Real Clocks.mp458 MB
~Get Your Files Here !/05 - Clock Tree Synthesis And Signal Integrity/005 Multiple Clocks Setup Timing Analysis With Real Clocks_en.vtt11.4 KB
~Get Your Files Here !/06 - Routing And Design Rule Check (DRC)/001 Introduction to Maze Routing - Lee's Algorithm.mp488.2 MB
~Get Your Files Here !/06 - Routing And Design Rule Check (DRC)/001 Introduction to Maze Routing - Lee's Algorithm_en.vtt12.4 KB
~Get Your Files Here !/06 - Routing And Design Rule Check (DRC)/002 Lee's Algorithm Conclusion.mp4114.9 MB
~Get Your Files Here !/06 - Routing And Design Rule Check (DRC)/002 Lee's Algorithm Conclusion_en.vtt14 KB
~Get Your Files Here !/06 - Routing And Design Rule Check (DRC)/003 Design Rule Check.mp499.5 MB
~Get Your Files Here !/06 - Routing And Design Rule Check (DRC)/003 Design Rule Check_en.vtt13.7 KB
~Get Your Files Here !/07 - Parasitics Extraction/001 Introduction to IEEE 1481 - 1999 SPEF format.mp478.6 MB
~Get Your Files Here !/07 - Parasitics Extraction/001 Introduction to IEEE 1481 - 1999 SPEF format_en.vtt12.5 KB
~Get Your Files Here !/07 - Parasitics Extraction/002 SPEF Representation of a NET.mp465.8 MB
~Get Your Files Here !/07 - Parasitics Extraction/002 SPEF Representation of a NET_en.vtt11.3 KB
~Get Your Files Here !/07 - Parasitics Extraction/003 Distributed Resistance And Capacitance Representation in SPEF.mp479 MB
~Get Your Files Here !/07 - Parasitics Extraction/003 Distributed Resistance And Capacitance Representation in SPEF_en.vtt14.2 KB
~Get Your Files Here !/07 - Parasitics Extraction/004 SPEF Header Description, Physical Design Flow Conclusion and What Next !!.mp441.7 MB
~Get Your Files Here !/07 - Parasitics Extraction/004 SPEF Header Description, Physical Design Flow Conclusion and What Next !!_en.vtt11.9 KB
~Get Your Files Here !/Bonus Resources.txt386 B

Alternative Torrents for 'CourseBoat.com Udemy VSD Physical Design Flow'.

There are no alternative torrents found.